Analog
-
Verific Signs Licensing Agreement with Functional Safety Solutions Provider Austemper Design Systems
Parser Platform Serves as Front End to Austemper’s Functional Safety Tool Suite
-
Verific Adds UPF Elaborator to Comprehensive Parser Platform Portfolio
New Functionality Broadens UPF Parser/Analyzer Capabilities
-
Verific Design Automation’s Board Member Honored With DATE Fellow Award
Yearly Award to Be Presented to Robert Gardner During DATE’s Opening Ceremonies
-
Verific Design Automation’s Parser Platform Integrated With Tortuga Logic’s Hardware Security Design and Analysis Toolkit
Thoroughly Tested Parsers Let Tortuga Logic Focus on Software to Identify Security Vulnerabilities in Hardware Designs
-
Vtool Relies on Verific Design Automation’s Parser Platform to Drive Disruptive, Functional Verification Platform
Verific’s Parser Platform Ensures Integration With SystemVerilog and UVM
-
Verific Invites DAC Attendees to Visit Booth for Giraffe Giveaway, Learn About SystemVerilog, VHDL, UPF Parser Platforms
Verific Invites DAC Attendees to Visit Booth for Giraffe Giveaway, Learn About SystemVerilog, VHDL, UPF Parser Platforms
Twenty-Four Partners Exhibiting at DAC
-
Verific’s SystemVerilog, VHDL Parsers Chosen by Flexras Technologies to Serve as Front End for FPGA-Based Prototyping Tool
High-Quality Technology, Superior Support, Service Cited in Flexras’ Decision
-
Menta Follows FPGA Leaders by Selecting Verific for its SystemVerilog, VHDL Front End
Menta Origami Designer Used to Create Embedded FPGAs in SoC Designs
-
Invionics Unveils VRDM Development Platform for Rapid Deployment of Verific HDL Parsers
Easy-to-Use, Scriptable Interface Reduces Costs, Accelerates Development of Tools, Flows
-
Verific Design Automation Adds Features to UPF Parser for Enhanced Support of IEEE Standard
Includes Comprehensive Error Handler, Maintains Complete UPF Descriptions, Easily Integrated With Other Data Structures
