Synopsys and TowerJazz Collaboration Provides Comprehensive Power Management Solution

July 31, 2012 — Synopsys

and TowerJazz have revealed that they have qualified Synopsys' unified IC design solution for TowerJazz's power management /mixed-signal flow (Reference Flow 2.0) and 180-nanometer Power Management interoperable process design kit. Synopsys' tool suite, the foundry iPDK and reference design flow are verified to seamlessly work together to enable designers to quickly become productive.

Synopsys' unified mixed-signal IC design flow includes the IC Compiler and Galaxy Custom Designer physical co-design implementation solution, HSPICE circuit simulation, CustomSim FastSPICE simulation, CustomSim-VCS mixed-signal co-simulation, IC Validator physical verification, and StarRC parasitic extraction tools. The TowerJazz PM Reference Flow 2.0 includes a reference design based on a 180-nm iPDK for the bipolar CMOS DMOS process. The TowerJazz BCD power management process platform offers the combination of 180-nm CMOS logic density with a wide range of high-voltage power devices on a single chip to enable the design of complex power management integrated circuits.

TowerJazz and Synopsys have an on-going collaboration to create and promote iPDKs as a standard for the custom design community, said Ori Galzur, vice president of design center and design enablement at TowerJazz. This collaboration has now been extended to our new TowerJazz Power Management Reference Flow 2.0 and further expands our relationship to include a qualified Synopsys mixed-signal design solution that addresses the needs of power management IC design.

As ICs become more heterogeneous with a mix of cell-based and custom implementation, designers require a unified implementation and verification solution to stay productive and competitive, said Bijan Kiani, vice president of product marketing at Synopsys. With this foundry-qualified solution, our mutual customers will be able to more easily manage the increased complexity and aggressive development schedules of mixed-signal designs.


Topics covered in this article


Subscribe to EDA updates