// Articles

Refine EDA articles:
electronic design automation eda spice simulation cadence synopsys mentor_graphics design automation conference high-level synthesis hardware verification transaction-level modeling virtual prototype analog interface ip mixed-signal digital ip soc design flow design closure rtl vhdl verilog uml 2.0 design automation systemc uvm dvcon eda tool design abstraction design validation ip reuse ip management hardware design team hardware design reference design version control data collaboration design collaboration multisite collaboration ip tracking reference and reuse release and derivative management circuit design
  • FPGA
     → 2012-13 Resource Guide

    Tool providers focus on improving the efficiency of FPGA design

    Mike Demler, Editorial Director (OpenSystems Media)
    As FPGAs advance, more automation will help engineers by speeding up the design process in the face of increased complexity.

    Top Innovators in EDA
     → 2012 Resource Guide
    2012 Top Innovators in EDA: Serial innovation, collaboration, and patience

    2012 Top Innovators in EDA: Serial innovation, collaboration, and patience

    Mike Demler (Editorial Director)
    Serial innovation, collaboration, and patience are the themes from the 2012 Top Innovators in EDA: Dr. Chi-Ping Hsu, Dr. John Sanguinetti, and the Mentor Graphics Calibre Development Team.

    Big 3 Executive Interview
     → 2012 Resource Guide
    Big 3 Executive Interview - Lip-Bu Tan, CEO, Cadence Design Systems

    Big 3 Executive Interview - Lip-Bu Tan, CEO, Cadence Design Systems

    Mike Demler (Editorial Director)
    In the Cadence Design Systems third of EDA Digest's Big 3 Executive Interviews, CEO Lip-Bu Tan identifies abstraction, automation, and reuse as key elements of an EDA innovation.

    Software development
     → May 2010
    Virtual prototyping pushes the fast forward button for software development

    Virtual prototyping pushes the fast forward button for software development

    Curt Schwaderer (Technology Editor)
    Curt reports on his conversation with Marc Serughetti, Director of Marketing at Synopsys. Learn where virtual prototyping, fast simulation of hardware that makes testing without physical hardware possible, is most likely to make its mark and why.

    EDA
     → March 2013
    Looking back at the milestones as DAC-50 approaches

    Looking back at the milestones as DAC-50 approaches

    Mike Demler, Editorial Director (OpenSystems Media)
    As we approach the 50th Design Automation Conference, it's time to look back on the milestones of innovation that have happened in the EDA industry during the past five decades. Editorial Director Mike Demler lists his first five picks for the most influential developments to the EDA industry.

    Verification testing
     → June 2010

    Embedded software-driven hardware verification

    Frank Schirrmeister (Synopsys)
    Due to the increasing influence that verification has on project efforts and timelines and that software has on project success, smart verification that takes into account embedded software is becoming more and more important.

    Verification
     → July 2010
    Transaction-level modeling brings IP up to speed

    Transaction-level modeling brings IP up to speed

    Steve Brown (Cadence Design Systems)
    Defining a unified methodology for SoC IP interoperability can address the new reality of tighter interdependence between hardware and software.

    Transaction-Level Modeling
     → December 2011
    Use Transaction-Level Models to ensure hardware and software are in sync

    Use Transaction-Level Models to ensure hardware and software are in sync

    Michael McNamara (Cadence Design Systems)
    SystemC-based Transaction-Level Models (TLMs) ease communication and synchronization between software and hardware design teams.

    EDA
     → May 2014

    Reducing bugs in hardware design with EDA and formal verification technology

    Jin Zhang (Oski Technology)
    Complex SoCs are often behind schedule or require re-spins due to bugs not caught by verification. In order to meet hardware design challenges, and improve quality and efficiency, designers can integrate formal verification technology into the design cycle.

    EDA
     → April 2013
    Advances in EDA design methodologies led by next-generation FPGAs

    Advances in EDA design methodologies led by next-generation FPGAs

    Mike Demler, Editorial Director (OpenSystems Media)
    As FPGA vendors strive to make their devices more SoC- and ASIC-like, they are collaborating with EDA companies to more seamlessly integrate their tools. This produces great benefits for designers as FPGA design methodologies are leading the way to new capabilities in areas such as Electronic System... [read more]

    EDA
     → August 2011
    EDA acquisitions point the way to long-elusive growth

    EDA acquisitions point the way to long-elusive growth

    Mike Demler, Editorial Director (OpenSystems Media)
    The merger and acquisition game relating to EDA companies has changed, with IC design tools becoming a valuable addition to non-EDA companies with plans to develop more highly integrated solutions for electronic product development.

    High-Level Synthesis
     → 2012-13 Resource Guide
    Integrating High-Level Synthesis designs into FPGA SoCs with less effort and risk

    Integrating High-Level Synthesis designs into FPGA SoCs with less effort and risk

    Chris Eddington (Synopsys)
    As FPGA SoCs grow in popularity, High-Level Synthesis (HLS) tools are becoming a popular tool for hardware development, though to take advantage of their benefits designers must overcome their challenges.

    FPGAs, analog and mixed-signal integration
     → 2011-2012 Resource Guide
    Approaches and tools for FPGA mixed-signal integration

    Approaches and tools for FPGA mixed-signal integration

    Allan Chin (Stellamar)
    Multiple methods for integrating ADCs into FPGAs are available, but the right implementation is contingent upon the signal being measured.

    FPGA
     → June 2012

    FPGAs in the spotlight at the 2012 Design Automation Conference

    Mike Demler, Editorial Director (OpenSystems Media)
    The proliferation of design tools by FPGA and EDA vendors is giving designers more choice in hardware/software, virtual/real platforms.

    EDA
     → November 2012
    EDA vendors roll out advances for 20 nm design

    EDA vendors roll out advances for 20 nm design

    Mike Demler, Editorial Director (OpenSystems Media)
    After nearly 50 years of shrinking designs in two dimensions, extending Moore's Law to 20 nm design technology requires the use of a new technique: Double Patterning Technology (DPT). EDA vendors will see a major impact as a result, and semiconductor foundry Taiwan Semiconductor Manufacturing Corpor... [read more]

    Programmable Logic
     → December 2008

    Tipping points in programmable logic: Is FPGA design more complex than ASIC design?

    Andrew Dauman (Synopsys’ Synplicity Business Group)
    Assessing which ASIC tool technologies will prove useful to FPGA tool flows

    High-Level Synthesis
     → May 2012
    White Paper: Integrating High-Level Synthesis Designs into SoCs with Less Effort and Risk

    White Paper: Integrating High-Level Synthesis Designs into SoCs with Less Effort and Risk

    Chris Eddington, Sr. Technical Marketing Manager, High Level Synthesis (Synopsys, Inc.)
    High-Level Synthesis (HLS) tools have become increasingly popular for creating ASIC and FPGA hardware with less effort and risk. The productivity gains can be very high, especially when starting from higher abstraction levels like that of Synphony Model Compiler, which uses the Simulink(r) environme... [read more]

    EDA
     → November 2010

    Virtual prototyping quad-core ARM with Android

    Achim Nohl (Synopsys)
    Prototyping, development, debug, and validation of complex software services requires a prototyping environment that addresses both software and hardware architecture.

    EDA
     → August 2011

    Nanometer Circuit Verification Forum to follow CICC

    Mike Demler (EE Daily News)
    Berkeley Design Automation and its EDA partners will hold a nanometer Circuit Verification Forum in Santa Clara on September 22.

    EDA
     → August 2011

    FPGA design tool vendor GateRocket has ceased operations

    Mike Demler (EE Daily News)
    There is no word yet regarding an acquisition of GateRocket's assets, but the tools could be valuable to both Xilinx and Altera should they be interested in picking them up.

    Static analysis
     → October 2008
    Applying hardware verification techniques to software

    Applying hardware verification techniques to software

    Paul Anderson (GrammaTech)
    As demonstrated by engineering research, model checking is a powerful tool that has yielded significant improvements in hardware reliability.

    Design considerations
     → April 2009
    Video: FPGA Design & Verification using Agilent SystemVue and LTE libraries

    Video: FPGA Design & Verification using Agilent SystemVue and LTE libraries

    Greg Jue (Agilent Technologies)
    Why wait until hardware to test your LTE algorithms? Achieve earlier design maturity and algorithmic pre-compliance using the LTE Baseband Libraries for Agilent SystemVue. Design flow demonstration shows a "scrambler" block moving from ".m-file" algorithm to VHDL verification.

    Model-Based Design (MBD)
     → November 2011
    Maximizing the benefits of Model-Based Design through early verification

    Maximizing the benefits of Model-Based Design through early verification

    Guido Sandmann (MathWorks); Joachim Schlosser, PhD (MathWorks); Brett Murphy (MathWorks)
    Implementing these four best practices in Model-Based Design leads to early verification and decreased testing at the end of the development cycle.

    Simulation
     → September 2009

    Simulation tool advancements speed design process and improve products

    Ted Pawela (MSC.Software)
    New simulation software tools solve the growing design problem of getting more work done faster and with less effort.

    Software development
     → August 2006

    ALF and 10 questions every QA team should ask

    Tracy Ragan (Curtiss-Wright Controls Embedded Computing)
    To head off software problems before they start, developers and Quality Assurance (QA) teams need a way to anticipate, identify, and manage issues that might arise. When problems occur with a new release, QA teams get a lot of questions, many of which are tied more to the code development process th... [read more]

    Model-Based Design (MBD)
     → October 2010
    Developing next-gen signal processing and communications systems: Engineering tools and design flow advancements

    Developing next-gen signal processing and communications systems: Engineering tools and design flow advancements

    Joy Lin (MathWorks)
    It used to be that system engineers, algorithm developers, and hardware engineers used different tools to do their jobs, which often resulted in workflow gaps that led to design errors. However, with Model-Based Design (MBD), engineers use models as a golden reference that links every part of the de... [read more]

Close

Subscribe to EDA updates